

DS21354DK E1 Single-Chip Transceiver Design Kit Daughter Card

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21354 design kit is an easy-to-use evaluation board for the DS21354 E1 single-chip transceiver (SCT). The DS21354DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The DS21354DK comes complete with a DS21354 SCT, transformers, termination resistors, configuration switches, line-protection circuitry, network connectors, and motherboard connectors. The DK101/DK2000 motherboard and Dallas' ChipView software give point-and-click access to configuration and status registers from a Windows®-based PC. On-board LEDs indicate receive loss-of-signal and interrupt status, as well as multiple clock and signal routing configurations.

Each DS21354DK is shipped with a free DK101 motherboard. For complex applications, the DK2000 high-performance demo kit motherboard can be purchased separately.

Windows is a registered trademark of Microsoft Corp.

DESIGN KIT CONTENTS

DS21354DK Design Kit Daughter Card DK101 Low-Cost Motherboard CD ROM

ChipView Software DS21354DK Data Sheet DK101 Data Sheet DS21354 Data Sheet DS21354 Errata Sheet



FEATURES

- Demonstrates Key Functions of the DS21354 E1 SCT Transceiver
- Includes DS21354 SCT, Transformers, Bantum, BNC and RJ48 Network Connectors, and Termination Passives
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω E1
- Multitap Transformer to Facilitate True Impedance Matching for 75Ω and $120\Omega/100\Omega$ Paths
- Compatible with DK101 and DK2000 Demo Kit Motherboards
- DK101/DK2000 and ChipView Software Provide Point-and-Click Access to the DS21354 Register Set
- Software-Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- All Equipment-Side Framer Pins are Easily Accessible for External Data Source/Sink
- LEDs for Loss-Of-Signal and Interrupt Status as well as Indications for Multiple Clock and Signal Routing Configurations
- Easy-to-Read Silk Screen Labels Identify the Signals Associated with all Connectors, Jumper, and LEDs
- Network Interface Protection for Overvoltage and Overcurrent Events Area Available for Further Customization

ORDERING INFORMATION

PART	DESCRIPTION
DS21354DK	DS21354 Design Kit Daughter Card (with include DK101 motherboard)

1 of 20 REV: 012705

TABLE OF CONTENTS

COMPONENT LIST	3
BASIC OPERATION	4
HARDWARE CONFIGURATION	4
QUICK SETUP (DEMO MODE)	4
QUICK SETUP (REGISTER VIEW)	4
REGISTER MAP	5
CPLD REGISTER MAP	5
DS21354 INFORMATION	7
DS21354DK INFORMATION	7
TECHNICAL SUPPORT	7
SCHEMATICS	7
LIST OF TABLES	
Table 1. Daughter Card Address Map	5
Table 2. CPLD Register Map	5

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1μF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1μF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1μF 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24-C27	4	0.22μF, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10μF 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4-DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7 – J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D- LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24μH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1Ω 1%, 1/8W resistors (1206) Digi-Key		P51.1FCT-ND
R2, R3, R58, R59	4	0Ω 5%, 1/8W resistors (1206) Digi-Key		P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805) Digi-Key		P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	Not populate —		Not populated
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector Molex		43223
SW1	1	Switch DPDT slide 6-pin TH Avnet		SSA22
T1	1	XFMR 16-pin SMT Pulse Engineering		TX1099
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO IDT		IDTQS3125Q
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C	Dallas Semiconductor	DS2156L
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at www.maxim-ic.com/DS21354DK. See the DS21354DK QuickView data sheet for these files.

Hardware Configuration

Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu, launch the host application named ChipView.EXE. Run the ChipView application. If
 the default installation options were used, click the Start button on the Windows toolbar and select
 Programs—ChipView—ChipView.

Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu, launch the host application named ChipView.EXE. Run the ChipView application. If
 the default installation options were used, click the Start button on the Windows toolbar and select
 Programs—ChipView—ChipView.

General:

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the 120 Ω line build-out configuration setting is needed to cover 75 Ω E1 and 120 Ω E1.

Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select DS21354 E1 DSNCOM DRVR.cfg.
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS21354.def.
- The Register View screen appears, showing the register names, acronyms, and values. Note: During the definition file load process, all registers are initialized according to the init value filed in the definition file (because the SETUP field in the .def file is turned on).
- Predefined register settings for several functions are available as initialization files.
 - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
 - Load the INI file DS21354e1 fas crc4 cas.ini.
 - After loading the INI file the following may be observed:

The RLOS LED extinguishes upon external loopback.

The device is now configured for E1 FAS with CRC4 and CAS.

Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS21354 daughter card.
- The definition file for this CPLD is named DS215x_35x_CPLD_V2.def. See the <u>CPLD Register Map</u> section for definitions.
- All files referenced above are available for download in the section marked "File Locations."

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets given in Table 1 are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2155, DS2156, DS21352, or DS21354. Please see the data sheet(s) for details.

Registers in the CPLD can be easily modified using ChipView.exe, a host-based user-interface software, along with the definition file named *DS215x_35x_CPLD_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

CPLD Register Map

Table 2. CPLD Register Map

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write Pin-to-Pin Connect	
0X0014	SWITCH4	Read-Write Pin-to-Pin Connect	
0X0015	LEVELS	Read-Write	Set Level on Pin 1 = 3.3V

ID Registers

_				
OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	ly Displays current FAB revision Board FAB Revision	
0X0006	AREV	Read-Only	Displays current assembly revision	
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with both 1.544MHz and 2.048MHz.

SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	TSS_RS	TCL_RC	RSY_RC	TSY_RC

NAME	POSITION	FUNCTION
TSS RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC
100_110	00011 0110.0	1 = Open Switch 3.4
TCL RC	SWITCH3.2	0 = Connect TCLK to RCLK
TCL_RC	SWITCH3.2	1 = Open Switch 3.3
DOV DO	SWITCH3.1	0 = Connect RSYSCLK to RCLK
RSY_RC	SWITCHS.T	1 = Open Switch 3.2
TOV DC	RC SWITCH3.0	0 = Connect TSYSCLK to RCLK
TSY_RC	SWITCHS.U	1 = Open Switch 3.1

SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3

(MSB) (LSB) — — — URCLK_2048 UTCLK_2048 RSER_TSER RSYNC_TSYNC

NAME	POSITION	FUNCTION						
URCLK 2048	SWITCH4.3	0 = Connect UR_CLK (TSSY	NC) to 2.048N	ИHz				
ONOLN_2040	37711 0114.3	1 = Open Switch 4.4						
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHC	LK) to 2.048M	lHz				
	300110114.2	1 = Open Switch 4.3						
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER						
	3W11CH4.1	1 = Open Switch 4.2						
RSYNC_TSYNC	SWITCH4.0	0 = Connect RSYNC to TSYNC						
	SWITCH4.0	1 = Open Switch 4.1						

LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6

(MSB)						(LSB)
_	_		_	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
- LEVELS1.3		
BP_EN LEVELS1.2		0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
		0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

Note (DS2156 only): When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

DS21354 INFORMATION

For more information about the DS21354, please consult the DS21354 data sheet available on our website at www.maxim-ic.com/DS21354. Software downloads are also available for this design kit.

DS21354DK INFORMATION

For more information about the DS21354DK, including software downloads, please consult the DS21354DK data sheet available on our website at www.maxim-ic.com/DS21354DK.

TECHNICAL SUPPORT

For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS21354DK schematics are featured in the following 13 pages.


Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time.


Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600


© 2005 Maxim Integrated Products • Printed USA





























### 5 grain Construction for the entire design ### ### \$200 SET 1000 SET 10		8	7		6	5		4	3		2	1	
Part		-	•				!	·					
Part													
Part	*** 51	nnal Cross-Reference for	the entire design ***	BI TNK	206) 887) 1106)		TNEGT	884> 2887 5487 11877		WR RW	504(> 283(1183(
March Marc		J											
Column	BXCLK												
D 0	AØ												
March Section March Marc						C74			SOR 1104				
A						C7<			11140				n l
## CASE		4C6<> 5C4<> 2	283< 1183<	RP050	2CB> BA7> 11C7>		TSSYNC	9C3<> 2D5< 5B6< 8A1< 11	D4<				
March Marc													
March Add Ad	A6					B3<> 11A5>							
March Marc									ZUSK SHOK				
011 023 027						9C1<> 11D5<>							
A													
A3						2D6< 5A8< 11D5<							
Mile			7B3<>										<u> </u>
Mail													
## PLAN													
Part													
C													
C C C C C C C C C C C C C C C C C C C													
CALSEAL TO AND SEC. 1780.0													- 1
Col.		884_T 484<> 5D3<> 7	783<>	RXA_2_RXCLAV_1	6A7<> 6B2<> 8D7>		TXCLAUØ	7B5<> 8B5					- 1
LOAD 250 450 550 1250 50													C
A													ı
B.A.B. 20.0 486.0 51.0 11.0													
D. Color						888							
D. C.													
D_URGE 200 660 561 100 1	D_AD4	2C3<> 4B6<> 5	5C1<> 11C3<>	RXDATA_2	6B7<> 7C8<> 8B7>	888		6C2<> 7C5<> 8A4> 8A5					
D.POP													
BITSHIPS													
Cations													
B ST SCD 460 0 SR0 1 1120 S86	ESIBSØ	2A6<> 11A6<>		RXDATA_7	6B2<> 7C8<> BA7>		TXPRTY	6C5<>					- 1
Int_INCIDIONO Selection													ı
B 7 TCLK 2006 1877		2C3> 4AB<> 5A	A2<> 11C3> 5A6<										- 1
B 1701 288 1874 262 262 262 186 1874 262 262 262 262 186 262						ens							
B						כחם							
Part 200 200 201													- 1
A	D JTMS	288< 1187<		SNIM_B4	4C2<>		UR_ADDR1	8D8					В
MCLK 986 960 286 1189 118	JIRSI												l B
## SCACO 2935 5986 1133													
NITION 482-0 SAL SERV SAL													- 1
NITTOD ABSC SAL BEEN 583 586 586 U.S. DATE 888 U.S. DATE 888 W.S. DATE 888 W													- 1
NIPD12 489C) NIPD13 489C) NIPD1	NIMD9	4B2<>		SW1_B2EN	5A3<> 9D6<		UR_DATAØ	888					- 1
Nimbil													
NITROLS 4820 NITROLS 4820 NITROLS 4620 NITR													- 1
NTH014													<u> </u>
NTMIS 4CPO N.P27 PAR (11PAC N.P28 PAR (11PAC PPC_RSTNC 4CR) 9PACO PPC_TSTNC 4DRO 9P													Г
N_P27	NIMD15	402<>		SW3_BØEN	5A3<> 9D3<		UR_DATA6	BAB					
PPC_RSYNC 4C80 9844	N_P27	2A4< 11A4<		SW3_B1EN	5A3<> 9D3<		UR_DATA?	BAB					- 1
PPC_RXC													- 1
PPC_ITMLEN													- 1
PPC_TSYNC 4BBQ 9B4Q SM4_BBEN 5B4Q 9B2Q UT_ADDR2 8C5 UT_ADDR2 8C5 PPC_TSYNC 4BBQ 9B4Q PPC_TSYNC 4BBQ 9B4Q TCHELK 2D3 8C40 11C3) UT_ADDR2 8C5 UT_ADDR3 8C5													ı
PRC_TSYNC 4880 9840 S840 9820 S840 8820 S840 882													- 1
PPC_TXD 4680> 9840>	PPC_TS	SYNC 488<> 9A4<>		SW4_B3EN	5B4<> 9B2<		UT_ADDR3	8C5					- 1
PPC_TXD 4GBC 984C) RCHELK 2G3 840 11G3) RCHCLK 2D5 11D5 BBC RCHCLK 2D6 807 11D5 TCLK 986 986 923 956 2D5 S86 UT_CLK 986 986 923 956 956 2D5 S86 UT_DBTAR 885 UT_D													l e
RCHCLK 2D6 8D7 11D5 TCLK 3960 9560 2D5 5860 UT_DATA9 8B5 UT_	PPC_TX												1"
RCL 2CB 11C7) RCLK 2D6 9669 9C10 9C10 9D10 11D6) RCLK1 B87 2CB 586 11C7 RCLK0 2B8 884 11B7 TCLK0 2B8 884 11B7 TCLK0 2B8 884 11B7 TDBTTA 2CS 11D40 TDBTTA 2CS 2CS 11D40 TDBTTA 2C						OCE() DIE: EVE.							
RCLK				11	.DS<	ייייי בחיונ DHD!							- 1
TCLK0			C1<> 9C1<> 9D1<> 11D6>	TCLKI	8B4> 2B8< 5A8< 11	B7<	UT_DATA2	8A5					- 1
RCLKO 2CB, 8A7, 11C7) RDATA 2D5, 11D5 RDLDS 5C4C, 2A3C, 11A3C RLCLK 2D5, 8C4, 2D5, 1D5, 1D5 RLCLK 2D5, 8B7, 11D5 TIMS 5BBC, 5C7C TIMS 6BC UT_DATAB 8D2 UT_DATAB													- 1
RDATE 2D6 11D5 TD0 588° 5C7¢ UT_DATA6 8D2 UT_DATA6 8D2 UT_DATA6 8D2 UT_DATA7 8D2 UT_DATA7 8D2 UT_ENB 8C2 UT_STATA 7 8D2 UT_ST													
RD_DS			-0										- 1
RESET_OUT 4B6(> 581(> 781(>) TI_CLK 2D5 8C4> 11D4> TI_CLK 2D5 8C4> 11D5			LA34										- 1
RESYNC 205 867; 11D5; TLINK 8C4; 205 (586 11D5) UT_SOC 882 WE_T 4860; 5810; 7810; DS2156DKØ2AØ 10/04/Ø2 ENGINEER: SWS PAGE: 12/13									Г	TTTLE		DOTE:	
ENGINEER: SWS PAGE: 12/13		2D6> 8C7> 11D	05>	TLINK	BC4> 2D5< 5B6< 11	D5<	UT_SOC			IIILE.		DHIE.	ı
ENGINEER: SWS PAGE: 12/13	RLCLK	2D6> 8B7> 11D)5>	TMS	5BB<> 5C7<		WE_T	4B6<> 5B1<> 7B1<>		D:	52156DKØ2AØ	10/0	14/02
SWS 12/13											<u> </u>		
	_									SI	WS	PAGE:	12/13
8 7 6 5 4 3 2 1				1								,	
		8	7	6	5	5		4] 3	3	2	1	

	8	7	6	5	4	3	2	1	
D	*** Part Cross-Reference for 1 DS2156_TOFP 11D7 C1 CAP 10B5 C2 CAP 10B3 C3 CAP 10B2 C4 CAP 10B2 C5 CAP 10B2 C7 CAP 30B C8 CAP 10B4 C9 CAP 10B4 C10 CAP 10B4 C11 CAP 10B4 C11 CAP 10B4 C12 CAP 10B4 C12 CAP 10B4 C13 CAP 10B4 C13 CAP 10B4 C14 CAP 10B4 C15 CAP 10B4 C17 CAP 10B4 C18 CAP 10B4 C19 CAP 10B4 C10 CAP 10B4 C11 CAP 10B5 C13 CAP 8A1	the entire design *** Ri	3 RES1 5A2 9 RES1 5A7 10 RES1 5A7 10 RES1 5A2 12 RES 6D5 13 RES1 5B6 14 RES1 5B6 15 RES1 5B6 16 RES1 5B6 16 RES1 5B6 18 RES1 5B6 19 RES1 5A6 19 RES1 5A6 19 RES1 5A6	TP23 TP24 TP24 TP25 TP26 TP27 TP28 TP29 TP30 TP31 TP52 TP53	TSTPNT_SNG 781 TSTPNT_SNG 1087 TSTPNT_SNG 1088 TSTPNT_SNG 1087 TSTPNT_SNG 1084 TSTPNT_SNG 1084 TSTPNT_SNG 1084 TSTPNT_SNG 1084 TSTPNT_SNG 1085		•	,	ם
С	C14 CAP BA1 C15 CAP 1083 C16 CAP 1083 C17 CAP 1082 C18 CAP 1083 C19 CAP 1083 C21 CAP 1083 C21 CAP 1085 C22 CAP 1085 C23 CAP 3A6 C24 CAP 3C5 C25 CAP 3A5 C26 CAP 3A5 C27 CAP 1084 C30 CAP 1084 C31 CAP 1085 C32 CAP 1084 C31 CAP 1085 C32 CAP 1085 C33 CAP 1085	R. R	23 RES1 SA7 24 RES1 SBB 25 RES1 SD7 26 RES1 SDB 27 RES1 SDB 28 RES1 SA6 30 RES SA3 31 RES1 SA6 31 RES1 SA6 31 RES1 SA6 32 RES1 SA6 34 RES1 SA6 35 RES1 SA6 36 RES SA3 37 RES1 SA6 38 RES1 SA6 38 RES1 SA6 39 RES1 SA6 39 RES1 SA6 30 RES SA3 30 RES1 SA6 31 RES1 SA6 31 RES1 SA6 32 RES1 SA6 33 RES1 SA6 34 RES1 SA6 35 RES SA3 36 RES SA3 36 RES SA3 37 RES1 SA6 38 RES SA3	TP37	TSTPNT_SNG 10AS TSTPNT_SNG 10AS IDTOSSR861_U 6B3 IDTOSSR861_U 6B3 IDTOSSR861_U 6B3 IDTOSSR861_U 6B6 IDTOSSR861_U 6B6 IDTOSSR861_U 6B6 IDTOSSR861_U 6B7 IDTOSSR861_U 9B7 IDTOSSI2S_U 9B7 IDTOSS				С
В	C35 CAP 1285 C35 CAP 1285 C36 CAP 1285 D51 LED 984 D52 LED 5A2 D53 LED 5A2 D54 LED 5A3 D55 LED 5A3 D56 LED 5A4 D57 LED 5A3 D58 LED 5A4 D59 LED 5A4 D59 LED 5A4 D59 LED 5A3 D510 LED 5A3 D511 LED 5A3 D511 LED 5A3 D512 LED 5A3 D514 LED 5A3 D515 LED 5A3 D515 LED 5A3 D515 LED 5A3 D516 LED 5A3 D516 LED 5A3 D517 LED 5A3 D518 LED 5A3	R. R	13 RES 5A3 14 RESI 5A7 15 RES 5A3 16 RESI 5B7 17 RESI 5A7 18 RESI 5A6 19 RESI 5A6 19 RESI 5A7 18 RES 5A3 18 RES 5A3 18 RES 5B4 19 RESI 3B6 19 RESI 3B6 19 RESI 3B6 19 RESI 3B6 10 RESI 3B6	27 28 29 210	SIDACTOR.2 9C4 SIDACTOR.2 9A4 SIDACTOR.2 9C4 SIDACTOR.2 9C4 SIDACTOR.2 9B4				В
А	DS17 LED SBS DS18 DS18 DS18 LED SA3 F1 FUSE 3B4 F2 FUSE 3D4 F3 FUSE 3D4 F5 FUSE 3D4 F5 FUSE 3D4 F5 FUSE 3D4 F5 FUSE 3D3 T5 CONNLSP1 TD7 T05 T05	17 17 18 18 18 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18	\$1 RES1 \$A7 11 RJ4B_CON 3C3 41 SWITCH_DPDT_SLIDE_6P 3A6 42 KFMR_2IN_4OUT_U 3B5 3D5 43 TSTPNT_SNG 7B2 43 TSTPNT_SNG 7B2 44 TSTPNT_SNG 7C2 45 TSTPNT_SNG 7C2 46 TSTPNT_SNG 7B2 47 TSTPNT_SNG 7B2 48 TSTPNT_SNG 7B2 49 TSTPNT_SNG 7B2 40 TSTPNT_SNG 7B2 40 TSTPNT_SNG 7B2 41 TSTPNT_SNG 7B2 42 TSTPNT_SNG 7B2 43 TSTPNT_SNG 7B2 44 TSTPNT_SNG 7B2 45 TSTPNT_SNG 7B2 46 TSTPNT_SNG 7B2 47 TSTPNT_SNG 7B2 48 TSTPNT_SNG 7B2 49 TSTPNT_SNG 7B2 40 TSTPNT_SNG 7			TITLE:	DS2156DKØ2AØ	DATE: 10/04/02	Œ
	AG NEGI SHI					ENGINEER:	SWS	PAGE: 13/13	1
1	8	7	6	5	4	3	2	1	